



FIG. 1




2/12

FIG. 2




3/12

FIG. 3




4/12

FIG. 4




5/12

FIG. 5.




6/12

FIG. 6




7/12

FIG. 7




8/12

FIG. 8



9/12



EXECUTE THE SRAM TEST 1 (W/R/C TEST) UNDER THE FOLLOWING CONDITIONS.

- pa: ACCESS START ADDRESS
- pb: ACCESS END ADDRESS
- pc: ACCESS TYPE (1: 8 BITS/2: 16 BITS/3: 32 BITS/4: ALL)
- pe: TEST DATA (1: **INCREMENT DATA**/2: FIXED DATA)
- pg: EXECUTION TIME, **ONCE**
- ph: THERE IS/ISN'T DISPLAY DURING EXECUTION (1: **NO DIAPLAY**/2: DISPLAY)
- pi: OPERATION IN THE EVENT OF ERROR GENERATION (1: **STOP**/2: CONTINUE)


EXECUTE THE SDRAM TEST 1 (W/R/C TEST) UNDER THE FOLLOWING CONDITIONS.

- pa: ACCESS START ADDRESS
- pb: ACCESS END ADDRESS
- pc: ACCESS TYPE (1: 8 BITS/2: 16 BITS/3: 32 BITS/4: ALL)
- pe: TEST DATA (1: **INCREMENT DATA**/2: FIXED DATA)
- pg: EXECUTION TIME, **ONCE**
- ph: THERE IS/ISN'T DISPLAY DURING EXECUTION (1: **NO DIAPLAY**/2: DISPLAY)
- pi: OPERATION IN THE EVENT OF ERROR GENERATION (1: **STOP**/2: CONTINUE)

UPON RECEIPT OF THE "END" COMMAND DURING THE EXECUTION OF THE TEST,
THE CURRENT EXECUTING TEST IS CANCELLED AND FINISHED.


FIG. 9

FIG. 10



11/12

FIG. 11



12/12

FIG. 12

